[PATCH] D98549: [AMDGPU] Fix copyPhysReg to not produce unalined vgpr access

[Stanislav Mekhanoshin via Phabricator via llvm-commits]

rampitec updated this revision to Diff 330755.
rampitec marked an inline comment as done.
rampitec added a comment.

Added helper SIRegisterInfo::isProperlyAlignedRC().


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98549/new/

https://reviews.llvm.org/D98549

Files:
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.h
  llvm/test/CodeGen/AMDGPU/copy_phys_vgpr64.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98549.330755.patch
Type: text/x-patch
Size: 14665 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210315/fe109f63/attachment-0001.bin>