[PATCH] D98310: [RISCV] WIP Support extract_vector_elt for fixed masked registers.

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 329717.
craig.topper added a comment.

-Support scalable vector.
-Add tests.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98310/new/

https://reviews.llvm.org/D98310

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/rvv/extractelt-i1.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98310.329717.patch
Type: text/x-patch
Size: 15059 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210310/abcac92b/attachment.bin>