[PATCH] D98236: [RISCV] Add SiFive-VIU75 for llvm
ShihPo Hung via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Mar 8 23:02:37 PST 2021
arcbbb created this revision.
arcbbb added reviewers: khchen, HsiangKai, craig.topper, asb.
Herald added subscribers: vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, hiraditya.
arcbbb requested review of this revision.
Herald added subscribers: llvm-commits, MaskRay.
Herald added a project: LLVM.
This patch adds support for the SiFive CPU VIU75.
details of the CPU can be found here:
https://www.sifive.com/cores/viu75
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D98236
Files:
llvm/lib/Target/RISCV/RISCV.td
Index: llvm/lib/Target/RISCV/RISCV.td
===================================================================
--- llvm/lib/Target/RISCV/RISCV.td
+++ llvm/lib/Target/RISCV/RISCV.td
@@ -272,6 +272,17 @@
FeatureStdExtD,
FeatureStdExtC]>;
+def : ProcessorModel<"sifive-viu75", SiFive7Model, [Feature64Bit,
+ FeatureStdExtM,
+ FeatureStdExtA,
+ FeatureStdExtF,
+ FeatureStdExtD,
+ FeatureStdExtC,
+ FeatureStdExtV,
+ FeatureStdExtZvlsseg,
+ FeatureExtZvamo,
+ FeatureExtZfh]>;
+
//===----------------------------------------------------------------------===//
// Define the RISC-V target.
//===----------------------------------------------------------------------===//
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98236.329220.patch
Type: text/x-patch
Size: 1227 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210309/37cbc1a9/attachment.bin>
More information about the llvm-commits
mailing list