[PATCH] D97480: [RISCV] Support inline asm for vector instructions.

[Hsiangkai Wang via Phabricator via llvm-commits]

HsiangKai updated this revision to Diff 329164.
HsiangKai added a comment.

To select the correct types for values in GetRegistersForValue().


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D97480/new/

https://reviews.llvm.org/D97480

Files:
  llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/rvv/inline-asm.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D97480.329164.patch
Type: text/x-patch
Size: 19420 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210309/0e60d6c7/attachment.bin>