[PATCH] D97549: [RISCV] Enable fixed-length vectorization of LoopVectorizer for RISC-V Vector

[Hsiangkai Wang via Phabricator via llvm-commits]

HsiangKai added inline comments.


================
Comment at: llvm/test/Transforms/LoopVectorize/RISCV/riscv-unroll.ll:1
+; RUN: opt < %s -loop-vectorize -mtriple=riscv64 -mattr=+m,+experimental-v -riscv-v-vector-bits-max=128 -riscv-v-vector-bits-min=128 -S | FileCheck %s
+
----------------
`-mattr=+experimental-v` should be enough.

Should we specify `-riscv-v-vector-bits-max` in this test case?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D97549/new/

https://reviews.llvm.org/D97549