[PATCH] D97827: GlobalISel: Add default implementation of assignValueToReg

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 2 18:39:29 PST 2021


arsenm created this revision.
arsenm added reviewers: paquette, aemerson, bogner, aditya_nandakumar.
Herald added subscribers: kerbowa, pengfei, atanasyan, hiraditya, kristof.beyls, arichardson, tpr, rovka, nhaehnle, jvesely, sdardis.
arsenm requested review of this revision.
Herald added a subscriber: wdng.
Herald added a project: LLVM.

Refactor insertion of the asserting ops. This enables using them for 
AMDGPU.

This code should essentially be the same for every target. Mips, X86
and ARM all have different code there now, but this seems to be an
accident. The assignment functions are called with different types
than they would be in the DAG, so this is all likely an assortment of
hacks to get around that.


https://reviews.llvm.org/D97827

Files:
  llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h
  llvm/lib/CodeGen/GlobalISel/CallLowering.cpp
  llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp
  llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp
  llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-function-args.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/mul.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D97827.327647.patch
Type: text/x-patch
Size: 14965 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210303/2e5716d1/attachment.bin>


More information about the llvm-commits mailing list