[PATCH] D94164: [RISCV] Set dependency on floating point CSRs, 2/3
Serge Pavlov via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Feb 26 02:39:51 PST 2021
sepavloff updated this revision to Diff 326637.
sepavloff added a comment.
Herald added a subscriber: vkmr.
Reduced number of instruction variants from 3 to 2 (generic and default)
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D94164/new/
https://reviews.llvm.org/D94164
Files:
llvm/lib/Target/RISCV/RISCVInstrInfoD.td
llvm/lib/Target/RISCV/RISCVInstrInfoF.td
llvm/lib/Target/RISCV/RISCVInstrInfoZfh.td
llvm/test/CodeGen/RISCV/double-arith.ll
llvm/test/CodeGen/RISCV/float-arith.ll
llvm/test/CodeGen/RISCV/half-arith.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94164.326637.patch
Type: text/x-patch
Size: 41780 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210226/f043e207/attachment-0001.bin>
More information about the llvm-commits
mailing list