[PATCH] D96517: [AMDGPU] Optimize SGPR to scratch spilling

Michael Liao via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 22 07:46:36 PST 2021

Previous message: [PATCH] D97130: [RISCV] Have sexti32 also recognize AssertZExt from types smaller than i32.
Next message: [PATCH] D96517: [AMDGPU] Optimize SGPR to scratch spilling
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

hliao added a comment.

why exec mask = 0 case is a valid one, won't we already branch away once exec mask goes to zero?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96517/new/

https://reviews.llvm.org/D96517

Previous message: [PATCH] D97130: [RISCV] Have sexti32 also recognize AssertZExt from types smaller than i32.
Next message: [PATCH] D96517: [AMDGPU] Optimize SGPR to scratch spilling
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list