[PATCH] D96910: [RISCV] Add support for fixed vector sign/zero extend from mask types.

Zakk Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 17 18:22:12 PST 2021

Previous message: [PATCH] D96910: [RISCV] Add support for fixed vector sign/zero extend from mask types.
Next message: [PATCH] D96910: [RISCV] Add support for fixed vector sign/zero extend from mask types.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

khchen added a comment.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96910/new/

https://reviews.llvm.org/D96910

Previous message: [PATCH] D96910: [RISCV] Add support for fixed vector sign/zero extend from mask types.
Next message: [PATCH] D96910: [RISCV] Add support for fixed vector sign/zero extend from mask types.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list