[PATCH] D96910: [RISCV] Add support for fixed vector sign/zero extend from mask types.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Feb 17 15:47:23 PST 2021
craig.topper updated this revision to Diff 324452.
craig.topper added a comment.
clang-format
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D96910/new/
https://reviews.llvm.org/D96910
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96910.324452.patch
Type: text/x-patch
Size: 10964 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210217/afc48389/attachment.bin>
More information about the llvm-commits
mailing list