[PATCH] D96567: [RISCV] Add support for fixed vector floating point setcc.

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 323377.
craig.topper added a comment.

-rebase
-Address review comments.
-Remove SDTCisVec when SDTCVecEltisVT is specified.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96567/new/

https://reviews.llvm.org/D96567

Files:
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96567.323377.patch
Type: text/x-patch
Size: 70193 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210212/fe15d88b/attachment.bin>