[PATCH] D96468: [RISCV] Add support loads, stores, and splats of vXi1 fixed vectors.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 11 09:17:37 PST 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG033b1bd185d2: [RISCV] Add support loads, stores, and splats of vXi1 fixed vectors. (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96468/new/

https://reviews.llvm.org/D96468

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
  llvm/lib/Target/RISCV/RISCVSubtarget.cpp
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-load-store.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96468.323046.patch
Type: text/x-patch
Size: 16279 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210211/1ad113a5/attachment.bin>


More information about the llvm-commits mailing list