[PATCH] D96352: [RISCV] Initial support for insert/extract subvector

[ShihPo Hung via Phabricator via llvm-commits]

arcbbb updated this revision to Diff 322565.
arcbbb added a comment.

Updates.

1. Fixed use of ConstantOperandVal()
2. Fixed `auto`.
3. Changed getRegClassIDForFixedLengthVector to getRegClassIDForLMUL


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96352/new/

https://reviews.llvm.org/D96352

Files:
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96352.322565.patch
Type: text/x-patch
Size: 4781 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210210/8da96527/attachment.bin>