[PATCH] D95662: [RISCV] Add scalable vector support for floating point FMA instructions

[Craig Topper via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG72b31ad4b8c1: [RISCV] Add scalable vector support for floating point FMA instructions (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95662/new/

https://reviews.llvm.org/D95662

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/test/CodeGen/RISCV/rvv/vfmadd-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vfmsub-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vfnmadd-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vfnmsub-sdnode.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95662.320506.patch
Type: text/x-patch
Size: 88752 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210201/f25f263b/attachment-0001.bin>