[PATCH] D95610: [AMDGPU] Clarify calling conv about inactive lanes
Sebastian Neubauer via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 1 05:18:08 PST 2021
sebastian-ne updated this revision to Diff 320445.
sebastian-ne added a comment.
I missed the change in the VGPRs, it’s also included now.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D95610/new/
https://reviews.llvm.org/D95610
Files:
llvm/docs/AMDGPUUsage.rst
Index: llvm/docs/AMDGPUUsage.rst
===================================================================
--- llvm/docs/AMDGPUUsage.rst
+++ llvm/docs/AMDGPUUsage.rst
@@ -8240,23 +8240,27 @@
* GFX6-GFX8: M0
* All SGPR registers except the clobbered registers of SGPR4-31.
* VGPR40-47
- VGPR56-63
- VGPR72-79
- VGPR88-95
- VGPR104-111
- VGPR120-127
- VGPR136-143
- VGPR152-159
- VGPR168-175
- VGPR184-191
- VGPR200-207
- VGPR216-223
- VGPR232-239
- VGPR248-255
-
- *Except the argument registers, the VGPR clobbered and the preserved
- registers are intermixed at regular intervals in order to
- get a better occupancy.*
+ * VGPR56-63
+ * VGPR72-79
+ * VGPR88-95
+ * VGPR104-111
+ * VGPR120-127
+ * VGPR136-143
+ * VGPR152-159
+ * VGPR168-175
+ * VGPR184-191
+ * VGPR200-207
+ * VGPR216-223
+ * VGPR232-239
+ * VGPR248-255
+
+ .. note::
+
+ Except the argument registers, the VGPRs clobbered and the preserved
+ registers are intermixed at regular intervals in order to keep a
+ similar ratio independent of the amount of allocated VGPRs.
+
+ * Lanes of all VGPRs that are inactive at the call site.
For the AMDGPU backend, an inter-procedural register allocation (IPRA)
optimization may mark some of clobbered SGPR and VGPR registers as
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95610.320445.patch
Type: text/x-patch
Size: 1424 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210201/d0393d3c/attachment.bin>
More information about the llvm-commits
mailing list