[PATCH] D95700: [AMDGPU] Be more specific in needsFrameBaseReg
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jan 29 14:53:35 PST 2021
This revision was automatically updated to reflect the committed changes.
Closed by commit rG9dbe736cbd2c: [AMDGPU] Be more specific in needsFrameBaseReg (authored by rampitec).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D95700/new/
https://reviews.llvm.org/D95700
Files:
llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
Index: llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
===================================================================
--- llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
+++ llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
@@ -408,7 +408,7 @@
}
bool SIRegisterInfo::needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const {
- if (!MI->mayLoadOrStore())
+ if (!SIInstrInfo::isMUBUF(*MI) && !SIInstrInfo::isFLATScratch(*MI))
return false;
int64_t FullOffset = Offset + getScratchInstrOffset(MI);
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95700.320223.patch
Type: text/x-patch
Size: 498 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210129/2eab0ea0/attachment-0001.bin>
More information about the llvm-commits
mailing list