[PATCH] D95659: [RISCV] Initial support of LoopVectorizer for RISC-V Vector.

[Roger Ferrer Ibanez via Phabricator via llvm-commits]

rogfer01 added a comment.

Hi Kai, are we OK with having a test that goes from IR to assembly in the `Transforms` component?

I'd expect here a vectorized IR test. Then we can add tests those inputs `Codegen` so they generate sensible RVV instructions.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95659/new/

https://reviews.llvm.org/D95659