[PATCH] D95422: [RISCV] Copy isUnneededShiftMask from X86.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 27 16:06:52 PST 2021
craig.topper updated this revision to Diff 319707.
craig.topper added a comment.
Add dedicated test cases. Add rv64 command line to existing redundant shift mask test.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D95422/new/
https://reviews.llvm.org/D95422
Files:
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
llvm/lib/Target/RISCV/RISCVInstrInfo.td
llvm/test/CodeGen/RISCV/atomic-cmpxchg.ll
llvm/test/CodeGen/RISCV/atomic-rmw.ll
llvm/test/CodeGen/RISCV/shift-masked-shamt.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95422.319707.patch
Type: text/x-patch
Size: 61612 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210128/767b80ac/attachment.bin>
More information about the llvm-commits
mailing list