[PATCH] D95025: [RISCV] Add a test showing incorrect codegen

Luís Marques via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 25 16:05:47 PST 2021


luismarques added a comment.

In D95025#2521433 <https://reviews.llvm.org/D95025#2521433>, @jrtc27 wrote:

> I suspect it wasn't used because this is an IR->MIR test; there's utils/update_mir_test_checks.py for that (works with both IR and MIR input).

I tried to use that tool for `llvm/test/CodeGen/RISCV/rvv/add-vsetvli-gpr.mir`, to see if it would be practical for the growing list of RVV tests (less than 40% of them currently use it), but it crashes with:
`KeyError: 'vadd_vint64m1'`.
Same problem for the RVV `.ll` tests I tried it with, but those didn't output MIR anyway.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95025/new/

https://reviews.llvm.org/D95025



More information about the llvm-commits mailing list