[PATCH] D95234: [RISCV] Define different pseudo instructions for different FPR.

[Hsiangkai Wang via Phabricator via llvm-commits]

HsiangKai updated this revision to Diff 318520.
HsiangKai added a comment.

- Avoid defining redundant pseudo instructions for widening instructions.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95234/new/

https://reviews.llvm.org/D95234

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
  llvm/test/CodeGen/RISCV/rvv/spill-fpr-scalar.ll
  llvm/test/CodeGen/RISCV/rvv/vfmv.f.s.ll
  llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95234.318520.patch
Type: text/x-patch
Size: 53258 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210122/930d76a5/attachment-0001.bin>