[PATCH] D94863: [RISCV] Implement vssseg intrinsics.
Hsiangkai Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 20 19:53:45 PST 2021
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGa8b96eadfd93: [RISCV] Implement vssseg intrinsics. (authored by HsiangKai).
Changed prior to commit:
https://reviews.llvm.org/D94863?vs=317755&id=318096#toc
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D94863/new/
https://reviews.llvm.org/D94863
Files:
llvm/include/llvm/IR/IntrinsicsRISCV.td
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94863.318096.patch
Type: text/x-patch
Size: 492142 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210121/1ec116d8/attachment-0001.bin>
More information about the llvm-commits
mailing list