[PATCH] D93867: [RISCV] Add earlyclobber of destination register to vmsbf.m/vmsif.m/vmsof.m instructions

Zakk Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 28 20:36:32 PST 2020

Previous message: [PATCH] D93867: [RISCV] Add earlyclobber of destination register to vmsbf.m/vmsif.m/vmsof.m instructions
Next message: [PATCH] D93867: [RISCV] Add earlyclobber of destination register to vmsbf.m/vmsif.m/vmsof.m instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

khchen added a comment.

LGTM, thanks for fixup!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93867/new/

https://reviews.llvm.org/D93867

Previous message: [PATCH] D93867: [RISCV] Add earlyclobber of destination register to vmsbf.m/vmsif.m/vmsof.m instructions
Next message: [PATCH] D93867: [RISCV] Add earlyclobber of destination register to vmsbf.m/vmsif.m/vmsof.m instructions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list