[PATCH] D93849: [RISCV] Define vmclr.m/vmset.m intrinsics.

[Zakk Chen via Phabricator via llvm-commits]

khchen updated this revision to Diff 313826.
khchen added a comment.

1. Address craig.topper's comments.
2. Set BaseInstr as corresponding v-inst, so we only need to define one pseudo instruction.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93849/new/

https://reviews.llvm.org/D93849

Files:
  llvm/include/llvm/IR/IntrinsicsRISCV.td
  llvm/lib/Target/RISCV/RISCVExpandPseudoInsts.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/test/CodeGen/RISCV/rvv/vmclr-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmclr-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmset-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmset-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93849.313826.patch
Type: text/x-patch
Size: 18067 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201228/291d43a7/attachment.bin>