[PATCH] D93842: [EarlyCSE] Use m_LogicalAnd/Or matchers to handle branch conditions

Juneyoung Lee via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Dec 27 12:38:39 PST 2020

Previous message: [PATCH] D93842: [EarlyCSE] Use m_LogicalAnd/Or matchers to handle branch conditions
Next message: [PATCH] D93843: [RISCV] Replace i32 with XLenVT in (add AddrFI, simm12) isel patterns.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

aqjune added a comment.

I'll make another patch for isImpliedCondition , etc at ValueTracking


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93842/new/

https://reviews.llvm.org/D93842

Previous message: [PATCH] D93842: [EarlyCSE] Use m_LogicalAnd/Or matchers to handle branch conditions
Next message: [PATCH] D93843: [RISCV] Replace i32 with XLenVT in (add AddrFI, simm12) isel patterns.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list