[PATCH] D93705: [RISCV] Define vector mask-register logical intrinsics.

Zakk Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 22 23:08:06 PST 2020


khchen updated this revision to Diff 313489.
khchen marked an inline comment as done.
khchen added a comment.

1. remove vmmv and vmnot.
2. add tests for v16i1/v32i1/v64i1
3. add and use AAA intrinsic pattern


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93705/new/

https://reviews.llvm.org/D93705

Files:
  llvm/include/llvm/IR/IntrinsicsRISCV.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/test/CodeGen/RISCV/rvv/vmand-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmand-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmandnot-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmandnot-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmmv-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmmv-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmnand-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmnand-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmnor-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmnor-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmnot-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmnot-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmor-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmor-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmornot-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmornot-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmxnor-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmxnor-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vmxor-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vmxor-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93705.313489.patch
Type: text/x-patch
Size: 82645 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201223/a2864724/attachment-0001.bin>


More information about the llvm-commits mailing list