[PATCH] D93471: [RISCV] Define vlxe/vsxe/vsuxe intrinsics.

Zakk Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Dec 19 06:28:12 PST 2020


khchen updated this revision to Diff 312934.
khchen added a comment.

fixed, thanks again!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93471/new/

https://reviews.llvm.org/D93471

Files:
  llvm/include/llvm/IR/IntrinsicsRISCV.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/test/CodeGen/RISCV/rvv/vlxe-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vlxe-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vsuxe-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vsuxe-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vsxe-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vsxe-rv64.ll



More information about the llvm-commits mailing list