[PATCH] D93312: [RISCV] Add ISel support for RVV .vx and .vi forms
Fraser Cormack via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Dec 16 10:02:16 PST 2020
frasercrmck updated this revision to Diff 312248.
frasercrmck added a comment.
flesh out tests and move them into their own files to avoid conflict-free use
of update_test_checks.py.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D93312/new/
https://reviews.llvm.org/D93312
Files:
llvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll
llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vadd-sdnode-rv64.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93312.312248.patch
Type: text/x-patch
Size: 63393 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201216/51d918ec/attachment-0001.bin>
More information about the llvm-commits
mailing list