[PATCH] D93284: [RISCV] Refine vector load/store tablegen pattern, NFC.
Zakk Chen via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 15 08:06:15 PST 2020
khchen updated this revision to Diff 311912.
khchen added a comment.
Fix wrong index
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D93284/new/
https://reviews.llvm.org/D93284
Files:
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
llvm/test/CodeGen/RISCV/rvv/add-vsetvli-gpr.mir
llvm/test/CodeGen/RISCV/rvv/add-vsetvli-vlmax.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93284.311912.patch
Type: text/x-patch
Size: 14456 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201215/d8fecc23/attachment.bin>
More information about the llvm-commits
mailing list