[PATCH] D93193: [RISCV] Define vsll/vsrl/vsra intrinsics.
Hsiangkai Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Dec 15 00:30:16 PST 2020
HsiangKai updated this revision to Diff 311816.
HsiangKai edited the summary of this revision.
HsiangKai added a comment.
Update test cases.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D93193/new/
https://reviews.llvm.org/D93193
Files:
llvm/include/llvm/IR/IntrinsicsRISCV.td
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
llvm/test/CodeGen/RISCV/rvv/vsll-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsll-rv64.ll
llvm/test/CodeGen/RISCV/rvv/vsra-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsra-rv64.ll
llvm/test/CodeGen/RISCV/rvv/vsrl-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsrl-rv64.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93193.311816.patch
Type: text/x-patch
Size: 441282 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201215/20ccf432/attachment-0001.bin>
More information about the llvm-commits
mailing list