[PATCH] D93013: [RISCV] Define vadd/vsub/vrsub intrinsics and lower to V instructions.

Evandro Menezes via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 14 19:01:21 PST 2020

Previous message: [PATCH] D93013: [RISCV] Define vadd/vsub/vrsub intrinsics and lower to V instructions.
Next message: [PATCH] D93013: [RISCV] Define vadd/vsub/vrsub intrinsics and lower to V instructions.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

evandro added a comment.

RV32 tests are also needed, please.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93013/new/

https://reviews.llvm.org/D93013

Previous message: [PATCH] D93013: [RISCV] Define vadd/vsub/vrsub intrinsics and lower to V instructions.
Next message: [PATCH] D93013: [RISCV] Define vadd/vsub/vrsub intrinsics and lower to V instructions.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list