[PATCH] D93132: [SVE][CodeGen] Vector + immediate addressing mode for masked gather/scatter

Kerry McLaughlin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Dec 11 10:42:33 PST 2020


kmclaughlin created this revision.
kmclaughlin added reviewers: sdesmalen, david-arm, paulwalker-arm, efriedma.
Herald added subscribers: NickHung, psnobl, hiraditya, tschuett.
kmclaughlin requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

This patch extends LowerMGATHER/MSCATTER to make use of the vector + reg/immediate
addressing modes for scalable masked gathers & scatters.

selectGatherScatterAddrMode checks if the base pointer is null, in which case
we can swap the base pointer and the index, e.g.

     getelementptr nullptr, <vscale x N x T> (splat(%offset)) + %indices)
  -> getelementptr %offset, <vscale x N x T> %indices 


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D93132

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/sve-masked-gather-legalize.ll
  llvm/test/CodeGen/AArch64/sve-masked-gather-vec-plus-imm.ll
  llvm/test/CodeGen/AArch64/sve-masked-gather-vec-plus-reg.ll
  llvm/test/CodeGen/AArch64/sve-masked-gather.ll
  llvm/test/CodeGen/AArch64/sve-masked-scatter-legalise.ll
  llvm/test/CodeGen/AArch64/sve-masked-scatter-vec-plus-imm.ll
  llvm/test/CodeGen/AArch64/sve-masked-scatter-vec-plus-reg.ll
  llvm/test/CodeGen/AArch64/sve-masked-scatter.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93132.311273.patch
Type: text/x-patch
Size: 47906 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201211/e2569664/attachment-0001.bin>


More information about the llvm-commits mailing list