[PATCH] D93013: [RISCV] Define vadd intrinsics and lower to V instructions.

[Hsiangkai Wang via Phabricator via llvm-commits]

HsiangKai added inline comments.


================
Comment at: llvm/test/CodeGen/RISCV/rvv/vadd.ll:6
+
+declare <vscale x 1 x i8> @llvm.riscv.vadd.nxv1i8.nxv1i8(
+  <vscale x 1 x i8>,
----------------
frasercrmck wrote:
> The formatting of this IR function declaration looks a little weird to me - is this the usual style?
It is generated by our internal test generator.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93013/new/

https://reviews.llvm.org/D93013