[PATCH] D92973: [RISCV] Add intrinsics for vsetvli instruction

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 9 14:35:08 PST 2020


craig.topper created this revision.
craig.topper added reviewers: evandro, HsiangKai, asb, frasercrmck, luismarques, lenary.
Herald added subscribers: NickHung, apazos, sameer.abuasal, pzheng, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, hiraditya.
craig.topper requested review of this revision.
Herald added a subscriber: MaskRay.
Herald added a project: LLVM.

This patch adds two IR intrinsics for vsetvli instruction. One to set the vector length to a user specified value and one to set it to vlmax. The vlmax uses the X0 source register encoding.

Clang builtins will follow in a separate patch


https://reviews.llvm.org/D92973

Files:
  llvm/include/llvm/IR/IntrinsicsRISCV.td
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h
  llvm/test/CodeGen/RISCV/rvv/rv32-vsetvli-intrinsics.ll
  llvm/test/CodeGen/RISCV/rvv/rv64-vsetvli-intrinsics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D92973.310668.patch
Type: text/x-patch
Size: 7817 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201209/23b0b5b2/attachment.bin>


More information about the llvm-commits mailing list