[PATCH] D91362: [SelectionDAG] Add llvm.vector.{extract,insert} intrinsics

[Joe Ellis via Phabricator via llvm-commits]

joechrisellis added a comment.

In D91362#2425780 <https://reviews.llvm.org/D91362#2425780>, @cameron.mcinally wrote:

> Do we need to protect against mismatched element types? Or does legalization handle those exts/truncs?
>
>   %retval = call <vscale x 8 x i16> @llvm.experimental.vector.insert.nxv8i16(<vscale x 8 x i16> %vec, <8 x i8> %subvec, i64 0)

Good idea -- added some verifier checks for this.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91362/new/

https://reviews.llvm.org/D91362