[PATCH] D91603: [PowerPC] Correct the bit-width definition for some imm operand in td.

[EsmeYi via Phabricator via llvm-commits]

Esme updated this revision to Diff 306612.
Esme added a comment.

Added test cases.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91603/new/

https://reviews.llvm.org/D91603

Files:
  llvm/lib/Target/PowerPC/PPCInstr64Bit.td
  llvm/lib/Target/PowerPC/PPCInstrInfo.td
  llvm/test/MC/PowerPC/ppc64-errors.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D91603.306612.patch
Type: text/x-patch
Size: 4719 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201120/dd7decb9/attachment.bin>