[PATCH] D91449: [RISCV] Add RISCVISD::ROLW/RORW use those for custom legalizing i32 rotl/rotr on RV64IZbb.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Nov 19 13:54:54 PST 2020


craig.topper updated this revision to Diff 306530.
craig.topper added a comment.

Rebase


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91449/new/

https://reviews.llvm.org/D91449

Files:
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoB.td
  llvm/test/CodeGen/RISCV/rv32Zbp.ll
  llvm/test/CodeGen/RISCV/rv64Zbbp.ll
  llvm/test/CodeGen/RISCV/rv64Zbp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D91449.306530.patch
Type: text/x-patch
Size: 15111 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201119/9b41a773/attachment.bin>


More information about the llvm-commits mailing list