[PATCH] D91541: [VE] Add lvm/svm intrinsic instructions

[Kazushi Marukawa via Phabricator via llvm-commits]

kaz7 updated this revision to Diff 305517.
kaz7 added a comment.

Rebased to the upstream/master and change to use Register.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91541/new/

https://reviews.llvm.org/D91541

Files:
  llvm/include/llvm/IR/IntrinsicsVEVL.gen.td
  llvm/lib/Target/VE/VEInstrInfo.cpp
  llvm/lib/Target/VE/VEInstrIntrinsicVL.gen.td
  llvm/lib/Target/VE/VEInstrVec.td
  llvm/lib/Target/VE/VERegisterInfo.cpp
  llvm/test/CodeGen/VE/VELIntrinsics/lvm.ll
  llvm/test/CodeGen/VE/VELIntrinsics/vst.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D91541.305517.patch
Type: text/x-patch
Size: 30134 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201116/aac8f657/attachment.bin>