[PATCH] D90045: [ARM][SchedModels] Convert IsLdrAm3NegRegOffPred to MCSchedPredicate

Dave Green via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 23 08:50:31 PDT 2020

Previous message: [PATCH] D90045: [ARM][SchedModels] Convert IsLdrAm3NegRegOffPred to MCSchedPredicate
Next message: [PATCH] D90046: [LiveDebugValues] Handle spill locations with a fixed and scalable component.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

dmgreen accepted this revision.
dmgreen added a comment.
This revision is now accepted and ready to land.

Thanks folks. LGTM


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D90045/new/

https://reviews.llvm.org/D90045

Previous message: [PATCH] D90045: [ARM][SchedModels] Convert IsLdrAm3NegRegOffPred to MCSchedPredicate
Next message: [PATCH] D90046: [LiveDebugValues] Handle spill locations with a fixed and scalable component.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list