[PATCH] D89217: [AMDGPU] Base getSubRegFromChannel on TableGen data

[Carl Ritson via Phabricator via llvm-commits]

critson updated this revision to Diff 298008.
critson marked 4 inline comments as done.
critson added a comment.

- Use std::array and tidy up initialisation.
- Fix number of rows in table.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D89217/new/

https://reviews.llvm.org/D89217

Files:
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.h

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D89217.298008.patch
Type: text/x-patch
Size: 7292 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201014/1084a1db/attachment.bin>