[PATCH] D89114: [TableGen][SchedModels] Fix aliasing of SchedWriteVariant

[Eugene Leviant via Phabricator via llvm-commits]

evgeny777 updated this revision to Diff 297236.
evgeny777 added a comment.
Herald added a subscriber: gbedwell.

Patch also fixes Cortex-A57 model for sxth/uxth/sxtab/uxtab instruction family. Added test case.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D89114/new/

https://reviews.llvm.org/D89114

Files:
  llvm/test/TableGen/sched-aliases.td
  llvm/test/tools/llvm-mca/ARM/A57-basic-instructions.s
  llvm/utils/TableGen/CodeGenSchedule.cpp
  llvm/utils/TableGen/CodeGenSchedule.h

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D89114.297236.patch
Type: text/x-patch
Size: 168632 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201009/7c84e77d/attachment.bin>