[PATCH] D87464: [TargetLowering] Improve SimplifyDemandedBits for AND and OR

[Jay Foad via Phabricator via llvm-commits]

foad created this revision.
foad added reviewers: RKSimon, craig.topper.
Herald added subscribers: llvm-commits, dmgreen, hiraditya.
Herald added a project: LLVM.
foad requested review of this revision.

Simplify each operand of AND and OR using demanded bits based on the
known bits of the other operand.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D87464

Files:
  llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
  llvm/test/CodeGen/Thumb2/mve-vecreduce-addpred.ll
  llvm/test/CodeGen/X86/movmsk-cmp.ll
  llvm/test/CodeGen/X86/pr34137.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D87464.290996.patch
Type: text/x-patch
Size: 19005 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200910/fb6a782c/attachment.bin>