[PATCH] D87232: [SVE][CodeGen] Lower floating point -> integer conversions

[Kerry McLaughlin via Phabricator via llvm-commits]

kmclaughlin updated this revision to Diff 290986.
kmclaughlin edited the summary of this revision.
kmclaughlin added a comment.

- Renamed ISD nodes to `FP_TO_[S|U]INT_MERGE_PASSTHRU`
- Lower only the `llvm.aarch64.sve.fcvtz[u|s]` intrinsics to these nodes and not those with a type suffix (e.g. `llvm.aarch64.sve.fcvtzs.i32f64`)
- Removed combineSVEConversionFP() and added the new nodes to the list in isMergePassthruOpcode()


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D87232/new/

https://reviews.llvm.org/D87232

Files:
  llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.h
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/lib/Target/AArch64/SVEInstrFormats.td
  llvm/test/CodeGen/AArch64/sve-fcvt.ll
  llvm/test/CodeGen/AArch64/sve-split-fcvt.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D87232.290986.patch
Type: text/x-patch
Size: 28031 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200910/bf12c21f/attachment.bin>