[PATCH] D86548: [SVE][CodeGen] Legalisation of truncate for scalable vectors

[Eli Friedman via Phabricator via llvm-commits]

efriedma added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:9082
+    else if (Vec0.getOpcode() == AArch64ISD::UZP1)
+      HalfVec0 = Vec0->getOperand(0);
+    else {
----------------
`Vec0->getOperand(0);` looks wrong; should it be `Vec0->getOperand(Idx == 0 ? 0 : 1)`?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D86548/new/

https://reviews.llvm.org/D86548