[PATCH] D86114: [SVE] Lower fixed length vXi8/vXi16 SDIV to scalable

[Cameron McInally via Phabricator via llvm-commits]

cameron.mcinally marked an inline comment as not done.
cameron.mcinally added a comment.

Ok, I see it now. We have to explicitly call `LowerToPredicatedOp(...)` with the fixed types still intact, so that `getPredicateForVector(...)` will generate the correct predicate. Will update...


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D86114/new/

https://reviews.llvm.org/D86114