[PATCH] D71767: [POC][SVE] Allow code generation for fixed length vectorised loops [Patch 2/2].

Cameron McInally via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 10 12:14:50 PDT 2020

Previous message: [PATCH] D71767: [POC][SVE] Allow code generation for fixed length vectorised loops [Patch 2/2].
Next message: [PATCH] D71767: [POC][SVE] Allow code generation for fixed length vectorised loops [Patch 2/2].
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

cameron.mcinally added a comment.

MIN/MAX and DIVs are up my alley. I'll try those. Will check out VREDUCE if I get through the others.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D71767/new/

https://reviews.llvm.org/D71767

Previous message: [PATCH] D71767: [POC][SVE] Allow code generation for fixed length vectorised loops [Patch 2/2].
Next message: [PATCH] D71767: [POC][SVE] Allow code generation for fixed length vectorised loops [Patch 2/2].
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list