[PATCH] D77030: [RISCV] refactor FeatureRVCHints to make ProcessorModel more intuitive

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jul 9 10:50:58 PDT 2020

Previous message: [llvm] 8769611 - Remove unnecessary 'rm' in llvm-reduce tests
Next message: [PATCH] D77030: [RISCV] refactor FeatureRVCHints to make ProcessorModel more intuitive
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb accepted this revision.
asb added a comment.

Let's go for it! Thanks.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D77030/new/

https://reviews.llvm.org/D77030

Previous message: [llvm] 8769611 - Remove unnecessary 'rm' in llvm-reduce tests
Next message: [PATCH] D77030: [RISCV] refactor FeatureRVCHints to make ProcessorModel more intuitive
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list