[PATCH] D83245: [PowerPC][Power10] Exploit the xxsplti32dx instruction when lowering VECTOR_SHUFFLE.

Amy Kwan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 6 15:32:22 PDT 2020


amyk updated this revision to Diff 275845.
amyk added a comment.

Addressed comments from Nemanja:

- various variable changes
- update comment/documentation
- corrected the index for the `xxsplti32dx` instruction for LE/BE
- Updated the instruction to use `u1imm` instead of `i1imm` so the index in assembly can be `0/1`, and this allows us the index to be `i32` in the pattern.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D83245/new/

https://reviews.llvm.org/D83245

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.h
  llvm/lib/Target/PowerPC/PPCInstrPrefix.td
  llvm/test/CodeGen/PowerPC/p10-splatImm32.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D83245.275845.patch
Type: text/x-patch
Size: 11108 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200706/1b757251/attachment.bin>


More information about the llvm-commits mailing list