[PATCH] D82202: [AMDGPU] Return restricted number of regs from TTI
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Jun 23 07:26:11 PDT 2020
arsenm added inline comments.
================
Comment at: llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp:251
+unsigned GCNTTIImpl::getNumberOfRegisters(unsigned RCID) const {
+ const SIRegisterInfo *TRI = ST->getRegisterInfo();
----------------
Surfacing the reg class ID to IR passes seems problematic
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D82202/new/
https://reviews.llvm.org/D82202
More information about the llvm-commits
mailing list