[PATCH] D81511: [AArch64][SVE] Add legalization support for i32/i64 vector srem/urem
Simon Pilgrim via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jun 17 08:03:40 PDT 2020
RKSimon added inline comments.
================
Comment at: llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp:7780
+bool TargetLowering::expandREM(SDNode *Node, SDValue &Result,
+ SelectionDAG &DAG) const {
+ EVT VT = Node->getValueType(0);
----------------
assert((Node->getOpcode() == ISD::SREM || Node->getOpcode() == ISD::UREM) && "");
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D81511/new/
https://reviews.llvm.org/D81511
More information about the llvm-commits
mailing list