[PATCH] D81275: [AMDGPU] Move default initialization of M0 register after the instruction selection

[Valery Pykhtin via Phabricator via llvm-commits]

vpykhtin updated this revision to Diff 269538.
vpykhtin added a comment.

Updated patch. Everything is done except I decided to left readsM0 check for the no-ret atomics case.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D81275/new/

https://reviews.llvm.org/D81275

Files:
  llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
  llvm/lib/Target/AMDGPU/DSInstructions.td
  llvm/lib/Target/AMDGPU/SIISelLowering.cpp
  llvm/lib/Target/AMDGPU/SIISelLowering.h
  llvm/test/CodeGen/AMDGPU/ds_read2.ll
  llvm/test/CodeGen/AMDGPU/insert-subvector-unused-scratch.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D81275.269538.patch
Type: text/x-patch
Size: 7275 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200609/f3ede61a/attachment-0001.bin>